Open the app
  1. Home
  2. Lessons
  3. GCSE & IGCSE Computer Science
  4. Buses and the stored program concept

Buses and the stored program concept

🎬 The doodle video for this lesson is coming soon. Subscribe on YouTube to see it first.

The CPU and main memory talk to each other along sets of wires called buses. Knowing which bus does what explains the whole fetch-decode-execute cycle.

The stored program concept

In the von Neumann design, program instructions and data are both stored in main memory (RAM).
The CPU fetches instructions one at a time from memory and executes them.
The clock sends regular pulses; one fetch-decode-execute cycle takes one or more pulses.

Three buses

Buses in the cycle

Fetch: the CPU puts the address of the next instruction on the address bus and sends a 'read' signal on the control bus. The instruction comes back on the data bus.
Decode: the control unit works out what the instruction means.
Execute: the instruction is carried out, for example by the ALU, and the result may be written back to memory along the buses.
Worked example

A CPU wants to load the value stored at memory address 200. Describe what happens on each bus.

  1. Address bus: carries 200 from the CPU to memory.
  2. Control bus: carries the 'read' signal.
  3. Data bus: carries the value from memory back to the CPU.

Answer: Address on the address bus, read signal on the control bus, value back on the data bus.

Key idea

Instructions and data share main memory. The address bus carries addresses one way, the data bus carries data both ways, and the control bus carries signals such as read and write.

The interactive lesson includes the diagrams for this topic.

Check you have got it

Answer 6 quick questions with instant marking. If you get one wrong, GCSE-ready shows you why and gives you another go. It is free, and you do not need an account.